

VLSI Design and EDA Tools

Second Edition

Angsuman Sarkar

Assistant Professor
Electronics and Communication Engineering
Kalyani Government Engineering College
Kalyani, West Bengal

Swapnadip De

Assistant Professor
Electronics and Communication Engineering
Meghnad Saha Institute of Technology
Kolkata

Chandan Kumar Sarkar

Professor
Electronics and Telecommunication Engineering
Jadavpur University
Kolkata



Publishing for future

SCITECH PUBLICATIONS (INDIA) PVT. LTD.
CHENNAI

CONTENTS

PART - I

CHAPTER 1 :

INTRODUCTION TO VLSI AND BASICS OF MOSFET 3 - 74

1.1	From SSI to VLSI	4
1.2	Introduction to MOS Transistor	6
1.3	MOS Behavior	7
1.4	Structure & Symbol of MOSFET	7
1.5	Basic Operation of MOSFET	9
	1.5.1 Operation with No Gate Voltage	9
	1.5.2 With a positive gate voltage	10
	1.5.3 Applying a Small V_{DS}	11
	1.5.4 Operation as V_{DS} Is Increased	12
1.6	Threshold Voltage of MOSFET	14
	1.6.1 Hole Accumulation	15
	1.6.2 Depletion	16
	1.6.3 Inversion	17
	1.6.4 Surface Potential	17
	1.6.5 Flat-band voltage: Effect of real surfaces	21
	1.6.6 Expression of Threshold voltage	23
1.7	I-V characteristics of MOSFET	25
1.8	Depletion MOSFET	31
1.9	Trans-conductance(g_m)	33
1.10	MOS transistor figure of merit \square_o	34
1.11	PMOS and its I-V characteristics	35
1.12	Aspect ratio and its Implication	37
1.13	Channel Length Modulation	38
1.14	Substrate Bias Effects	42
	1.14.1 Effect of Substrate bias on Threshold voltage	43
	1.14.2 Influence of substrate bias on device characteristic	45
1.15	Large signal model of MOSFET	45
1.16	Small signal equivalent circuit model	48
1.17	SPICE Models of MOSFET	50
1.18	SPICE Simulation of MOS Circuits	53
1.19	Signal Degradation in Pass transistors	55

1.20	Electrical Parameters of MOSFET	57
1.20.1	Resistance	57
1.20.2	Sheet Resistance	58
1.20.3	Capacitance	60

Short Questions with Answer & Solved problems **65**

Exercises **73**

References **74**

CHAPTER 2 :

FABRICATION & LAYOUT OF MOSFETS **75-154**

2.1	Various steps in IC fabrication	75
2.2	Making a Wafer Base: from Crystal Growth to wafer preparation	76
2.3	Changing Layer Composition or Doping Methods	78
2.3.1	Ion Implantation	78
2.4	Diffusion	80
2.5	Adding a Layer or Deposition	81
2.5.1	Epitaxial Deposition	81
2.5.2	Chemical Vapor Deposition	82
2.5.3	Oxide growth or oxidation	83
2.5.4	Metallization by Sputtering	84
2.5.5	Metallization by Evaporation	85
2.6	Removing a Layer or Etching	86
2.6.1	Wet etching	86
2.6.2	Dry etching	86
2.7	Photolithography or Pattern Transfer	87
2.7.1	Clean room	91
2.8	Electrical probing and Die separation	91
2.9	Basic Steps in MOS fabrication process	92
2.10	nMOS Fabrication process steps	92
2.11	CMOS Process	94
2.12	CMOS Fabrication process flow	95
2.13	MOS Fabrication Process by n-well on p-substrate	96
2.14	CMOS Fabrication Process by p-well on n-substrate	100
2.15	Twin Tub Process	100
2.16	Resistor in an IC	103
2.17	Capacitor in an IC	104
2.18	Diode in an IC	106

2.19	Basic layout of a MOS transistor	108
2.20	From design to layout of MOSFET	109
2.21	Introduction to Stick Diagram	115
2.21.1	Stick Diagram of CMOS inverter	122
2.21.2	Examples of stick diagram	123
2.21.3	Optimized stick diagram	125
2.21.4	More Examples of Stick Diagram	130
2.22	Well and Substrate Ties	132
2.22.1	Isolation	134
2.23	Latch-up	136
2.24	What is Design rule and what is the need for Design Rule?	137
2.25	Design rule to combat the fabrication Errors	138
2.26	What Layout Design Rules does?	139
2.27	Micron and lambda Based Design rules	140
2.28	MOSIS	141
2.29	Inverter layout Design	141
2.30	Interconnect	143
	<i>Short questions with answers</i>	147
	<i>Exercises</i>	154
	<i>References</i>	154
CHAPTER 3 :		
APPLICATION SPECIFIC IC		155 – 206
3.1	Introduction to ASIC	155
3.2	VLSI Design Styles and Types	156
3.3	Full-Custom ASIC	157
3.4	Standard-Cell-Based ASICs	159
3.5	Motivation for Semi-Custom Design	160
3.6	Semi-Custom IC design process Using Standard Cell	160
3.7	Gate Arrays: The Masked Gate Array ASIC	163
3.8	Programmable Logic Devices	166
3.9	Programmable Logic Arrays (PLA)	168
3.10	Programmable Array Logic (PALs)	170
3.11	Programming of PLAs AND PALs	171
3.12	Simple programmable logic devices (SPLD)	171
3.13	Complex Programmable Logic Devices (CPLDs)	172
3.14	Why to use a FPGA or CPLD?	174

3.15	FPGA & CPLD takes advantage of both PAL's and Gate Arrays	174
3.16	Field Programmable Gate Arrays (FPGAs)	175
3.16.1	Types of FPGAs	175
3.16.2	Utility of Field-Programmable Gate Arrays	176
3.16.3	General workflow with FPGA	176
3.16.4	Who makes FPGAs?	177
3.16.5	Structure of FPGA	177
3.16.6	What is inside a Logic-cell?	178
3.16.7	Look Up Table based approach to FPGA	180
3.16.8	Memory Points	181
3.16.9	Coarse Grained and Fine Grained FPGA	181
3.16.10	Configuration technologies	182
3.17	Comparison of Different Design Styles	184
3.18	VLSI Design Flow	187
3.19	Steps in typical IC manufacture process	190
3.20	Basic Components & challenges in VLSI Design	191
3.21	An overview of VLSI Design Cycle	192
3.22	Design Strategies; concepts of hierarchy, modularity, regularity and locality	194
3.23	SoC approach for chip design	196
	Short questions with answers	196
	Exercises	205
	References	205
CHAPTER 4 :		
SCALING OF MOSFETS		207-218
4.1	Introduction to Moore's law	207
4.2	Introduction to scaling	208
4.2.1	Constant Field Scaling	209
4.2.2	Effect of the constant field scaling on the current and the power	211
4.2.3	Constant Voltage Scaling	213
4.2.4	Effect of the constant voltage scaling on the current and the power	214
4.2.5	Why constant voltage scaling is more useful than constant field scaling?	215

<i>Short questions with answers</i>	216
<i>Exercises</i>	217
<i>References</i>	218
CHAPTER 5 :	
INVERTER	219 – 267
5.1 Introduction	219
5.2 Ideal Inverter	219
5.3 Logic Level Standards	220
5.4 Voltage Transfer Characteristics (VTC) of an inverter	221
5.5 Interpretation of the Critical Voltages	222
5.6 Noise Margins	224
5.7 Why slope condition is equal to -1 for defining V_{IL} and V_{IH} ?	226
5.8 Basic nMOS inverters	226
5.8.1 Resistive load nMOS inverter	226
5.8.2 Active Enhancement Load nMOS Inverter	230
5.8.3 Active Depletion Load nMOS Inverter	232
5.9 CMOS inverter	238
5.9.1 The Inverter Threshold (Midpoint) Voltage	242
5.9.2 Advantages of CMOS inverter	245
5.9.3 Devise sizing of CMOS inverter	245
5.10 Design Technique – Maximizing the noise margins	246
5.11 Inverter Switching Characteristics	247
5.11.1 Output Capacitance	248
5.11.2 Switching Intervals	250
5.11.3 Delay-Time Definitions	250
5.11.4 Formal/Approximate/Crude Estimation of CMOS inverter Delay	252
5.11.5 Maximum Switching Frequency	255
5.11.6 Transient Effects on the VTC	256
5.12 Cascaded inverter and super buffer	257
5.13 Power dissipation	260
<i>Short questions & problems with answers</i>	262
<i>Exercises</i>	267
<i>References</i>	267

CHAPTER 6 :	
STATIC COMBINATIONAL DIGITAL LOGIC DESIGN	269 – 318
6.1 What is Static Logic?	269
6.2 Static CMOS logic gate Design	269
6.2.1 CMOS NAND gate	271
6.2.2 CMOS NOR gate	271
6.2.3 Some more examples of CMOS logic	272
6.2.4 XOR or non-equivalence gate using CMOS logic	273
6.2.5 XNOR or equivalence gate using CMOS logic	273
6.2.6 And-Or-Invert (AOI) and Or-And-Invert (OAI)	275
6.2.7 Full-Adder Circuits using CMOS logic	276
6.3 Pseudo-nMOS gates	279
6.3.1 Why the name is pseudo-nMOS	279
6.3.2 Ratioed logic	279
6.3.3 Operation of pseudo nMOS inverter	281
6.4 Pass-Transistor Logic	281
6.5 Complementary Pass Transistor logic (CPL)	283
6.6 Signal restoring pass transistor logic design	284
6.7 Sizing of transistor in CMOS design style	285
6.8 Introduction to logical effort	288
6.9 Introduction to Transmission Gate (TG)	291
6.9.1 Use of CMOS TG as switch	292
6.9.2 2:1 Multiplexer using TG	296
6.9.3 XOR gate using TG	297
6.9.4 XNOR gate using TG	298
6.9.5 Transmission-gate Adders	298
6.9.6 More examples of TG logic	299
6.10 Tri-state Buffer	300
6.11 Transmission Gates and Tristates	301
<i>Short questions with answers</i>	<i>303</i>
<i>Exercises</i>	<i>316</i>
<i>References</i>	<i>317</i>

CHAPTER 7 :**DYNAMIC AND ADVANCED CMOS LOGIC CIRCUITS****319 - 361**

7.1	What is dynamic logic?	319
7.2	Static versus dynamic logic	320
7.3	Pre-charge/Evaluate Logic	321
7.4	Problems in cascading dynamic logic gates	324
7.5	Domino CMOS logic	325
	7.5.1 Limitations of domino logic	328
	7.5.2 Why name is domino?	328
7.6	Non Ideal Effects of dynamic logic circuits	330
	7.6.1 Output voltage decay due to charge Leakage	330
	7.6.2 Charge sharing	334
	7.6.3 Techniques employed to minimize charge sharing	336
	7.6.4 Charge sharing in domino gates	336
	7.6.5 Charge keeper circuit to prevent charge sharing in domain gates	337
7.7	MODL: Pre-charging of separate intermediate nodes	338
7.8	NORA logic	340
	7.8.1 The Signal Race Problem	340
	7.8.2 nMOS-pMOS cascade	343
	7.8.3 NORA structure and operation	346
	7.8.4 Properties of NORA	348
7.9	Differential Cascode Voltage Switch Logic (DCVSL)	348
7.10	Manchester carry adder using MODL	349
	<i>Short Questions & Problems with Answer</i>	<i>353</i>
	<i>Exercises</i>	<i>361</i>
	<i>References</i>	<i>362</i>

CHAPTER 8 :**SEQUENTIAL LOGIC CIRCUITS****363 - 392**

8.1	Types of regenerative circuits	364
8.2	The Bistability Principle	365
8.3	Basic SR Flip-Flop/latch	367
	8.3.1 NAND gate based negative logic SR latch	368
	8.3.2 Clocked SR latch	369
8.4	Clocked JK latch	371
8.5	Master slave Flip Flop	372

8.6	D latch	373
	8.6.1 Positive and negative latch	374
	8.6.2 Multiplexer based latch	374
8.7	Master-slave edge triggered Flip Flops	376
8.8	Timing parameters for sequential circuits	378
	8.8.1 Timing of Multiplexer-based Master-Slave Flip-Flop	380
	8.8.2 The sizing requirements for the transmission gates	381
8.9	Clock skews due to non-ideal clock signal	381
8.10	Static versus dynamic latch	383
8.11	Dynamic transmission gate edge triggered registers	383
8.12	C ² MOS latch: a clock skew free latch	385
	<i>Examples and Short Questions with Answers</i>	386
	<i>Exercises</i>	391
	<i>References</i>	391

CHAPTER 9 :**MEMORY SYSTEMS****393 – 424**

9.1	Introduction	393
9.2	Importance of semiconductor memory	393
9.3	Types of semiconductor memory	393
9.4	Memory organization	395
9.5	Dynamic RAM (DRAM)	398
	9.5.1 One-transistor DRAM cell	400
	9.5.2 DRAM cell types	403
9.6	Static RAM (SRAM)	404
	9.6.1 Operation of a 6 T SRAM cell	406
	9.6.2 CMOS SRAM Cell Design Strategy	407
9.7	Read-Only Memory (ROM)	410
9.8	EPROM	412
9.9	Electrically Erasable Programmable ROM (E ² PROM)	413
9.10	Flash memory	415
	<i>Short Questions with Answers</i>	416
	<i>Exercises</i>	424
	<i>References</i>	424

PART - II**CHAPTER 10 :****ANALOG VLSI****427 - 478**

10.1	MOS Diode	428
10.2	MOS resistor	430
10.3	Introduction to switches	432
10.3.1	Ideal and Practical Model of Switch	432
10.3.2	Characteristics of a switch	433
10.3.3	Bipolar Transistor as a switch	434
10.3.4	MOS Transistor as a switch	435
10.3.5	Application of a MOS Switch	437
10.4	Resistor Emulation Using Switched Capacitor Circuits	438
10.4.1	Parallel Switched Capacitor Resistor realization	440
10.4.2	Series Switched Capacitor Resistor realization	442
10.4.3	Series Parallel Switched Capacitor realization	443
10.4.4	Bilinear Switched Capacitor Circuit	444
10.5	Current Sinks and Sources	445
10.6	Current Mirrors	449
10.6.1	Simple Current Mirror	451
10.6.2	Wilson Current Mirror	453
10.6.3	Cascode Current Mirror	455
10.7	Current and Voltage References	457
10.8	Bandgap voltage reference	465
10.9	Differential Amplifier	467
10.9.1	Differential Gain of a Differential Amplifier	471
10.9.2	Large Signal Analysis	471
10.9.3	MOS differential pair	474
	References	477

CHAPTER 11 :**ANALOG CIRCUITS****479 - 533**

11.1	Operational amplifier	479
11.1.1	Circuit notation	479
11.1.2	Operation	480
11.1.3	Properties of ideal op-amps	480

11.1.4	Limitations of real op-amps	481
11.1.5	Basic Two-Stage MOS Operational Amplifiers	483
11.1.6	Input Resistance, Output Resistance, and Open-Circuit Voltage Gain	485
11.1.7	Input Offset Voltage	485
11.1.8	Common-Mode Rejection Ratio (CMRR)	486
11.2	Comparators	487
11.2.1	Using an op-amp for a comparator	487
11.2.2	Example of CMOS comparator	489
11.3	Switched Capacitor Filter	490
11.4	Data conversion circuits: Digital-to-Analog Converters	492
11.4.1	Principles of D/A converter	493
11.4.2	Basic D/A converter circuits	495
11.5	Data conversion circuits: Analog-to-Digital Converters	501
11.5.1	Flash Converters	502
11.5.2	Pipelined Architecture	503
11.5.3	Successive Approximations	504
11.5.4	Sigma-Delta	505
11.6	Phase-Locked-Lop Circuits	506
11.6.1	Principle of operation of a PLL system	507
11.6.2	Capture Phenomenon	508
11.6.3	Tracking Characteristics	511
11.7	Introduction to FPAA	514
	<i>Short Questions With Answers</i>	515
	<i>Solved problems</i>	518
	<i>Exercises</i>	532
	<i>References</i>	532

PART - III**CHAPTER 12 :**

INTRODUCTION TO EDA TOOLS AND VHDL	537 – 616
12.1 Design language	537
12.1.1 Software programming languages (SPL)	538
12.1.2 Hardware description language (HDL)	538
12.2 Why HDL?	538
12.3 Specification Preparation: From specification to netlist	539
12.4 Introduction to HDL and EDA tools	541
12.5 Design Verification	543
12.6 Description of different level of abstractions of hardware by HDL	545
12.7 Different design approaches	546
12.8 A typical design flow using VHDL	546
12.9 Benefits of VHDL	547
12.10 Shortcoming of VHDL	549
12.11 VHDL for design synthesis using CPLD or FPGA	549
12.12 The Basic PLD Design Process with the help of EDA tools	552
12.12.1 Implementation	553
12.12.2 Downloading or Programming	553
12.12.3 System Debug	554
12.13 Commercial EDA tools	554
12.14 Introduction to VHDL	556
12.15 Entity and architecture	557
12.16 Sequential Versus Concurrent	560
12.17 Libraries	561
12.18 VHDL design architecture	562
12.19 IF_ELSIF_ELSE	567
12.20 Process statements	567
12.21 Wait	569
12.22 OTHERS	571
12.23 Signal	573
12.24 Variable	573
12.25 COMPONENT AND PORT MAP	575
12.26 Different description/modeling styles of HDL	577

12.26.1	Dataflow Modeling	578
12.26.2	Behavioral modeling	579
12.26.3	Structural modeling	580
12.26.4	Mixed style of modeling	581
12.27	Generate statement	586
12.28	Enumerated data types	587
12.29	Array	588
12.30	Generic	590
12.31	The Delay Model	591
12.32	Flip Flop and Latch	593
12.33	Modeling finite state machine	596
12.34	Sub programs and packages	600
	Short Answer Type Questions	605
	Exercises	613
	References	615
 CHAPTER 13 :		
HIGH LEVEL SYNTHESIS		617 – 644
13.1	Data, Control, and Clocks	618
13.2	From HDL to Data Flow Graph	618
	13.2.1 HDL at different level of abstraction	619
	13.2.2 What is (RTL) System-Level Description?	624
13.3	Hardware Synthesis	626
13.4	Overview of a Typical High-Level Synthesis System	627
13.5	Behavioral Design and data path-controller architecture	627
13.6	Scheduling and Allocation	628
13.7	Constructing Data Flow Graph	629
	13.7.1 Hardware Implementation of data flow graph	631
13.8	Sharing data path a hardware by adding a cont roller	631
13.9	Limitations of RT synthesis	634
13.10	Creating the controller	636
	13.12.1 Controller costs	636
	13.12.2 Controller styles	636
13.13	Case Study: Example of high level synthesis	637

<i>Short Questions With Answers</i>	638
<i>Exercises</i>	644
<i>References</i>	644
CHAPTER 14 :	
LOGIC SYNTHESIS	645 – 686
14.1 Two-level and multi-level representations	646
14.2 Combinational logic synthesis	647
14.2.1 Implicant and prime implicant	649
14.2.2 Minterm and cube	650
14.2.3 Cover, Prime cover, irredundant and minimal	651
14.2.4 Canonical expression	652
14.2.5 Introduction to Espresso	654
14.2.6 Binary Decision Diagram's(BDD's)	656
14.2.7 ROBDD principles	657
14.3 Technology - independent logic optimizations	664
14.4 Technology - dependent logic optimizations	664
14.5 ASIC library	664
14.6 Technology Mapping	665
14.7 Example Problem on Technology mapping	668
14.8 Summary of technology mapping	672
14.9 Sequential Logic Synthesis	673
14.10 Example Problems on Sequential Logic Synthesis	674
<i>Short questions with answers</i>	679
<i>Exercises</i>	685
<i>References</i>	685
CHAPTER 15 :	
PHYSICAL DESIGN AUTOMATION	687 - 738
15.1 Introduction to Physical Design	687
15.2 How complex is physical design?	687
15.3 Challenges in Physical Design	688
15.4 Different steps in physical design	688
15.5 Partitioning	693
15.5.1 Problem Formulation	694
15.5.2 Constraints of Partitioning	696
15.5.3 Design Style Specific Partitioning Problems	696

15.5.4	Classification of Partitioning Algorithms	697
15.5.5	Group Migration Algorithms	698
15.5.6	Kernighan-Lin Algorithm	698
15.6	Floorplanning	700
15.6.1	Introduction	700
15.6.2	Major tasks in floorplanning	703
15.6.3	Placement and Floorplanning	704
15.6.4	Factors to be considered for floorplanning	705
15.6.5	Floorplanning for different Design Style	706
15.6.6	Different Floorplanning Algorithms	706
15.6.7	Slicing and Hierarchial Floorplan	707
15.6.8	Floorplanning Based on Simulated Annealing	709
15.7	Placement	710
15.7.1	Introduction	710
15.7.2	Different level of placement	710
15.7.3	Placement Problem Formulation	711
15.7.4	Types of Placement problems	713
15.7.5	Design Style Specific Placement Problems	715
15.7.6	Classification of Placement Algorithms	715
15.7.7	Simulation Based Placement Algorithms	716
15.7.8	Simulated Annealing	717
15.7.9	Simulated Evolution	717
15.7.10	Force Directed Placement	718
15.7.11	Partitioning Based Placement Algorithms	718
15.7.12	Cut Oriented Min-Cut Placement	719
15.7.13	Clustering method	720
15.7.14	Quadrature Placement Procedure	720
15.7.15	Bisection Placement Procedure	721
15.8	Routing	721
15.8.1	Introduction	721
15.8.2	Global and detailed routing	722
15.8.3	Global routing	724
15.8.4	Measurement of Interconnect Delay	726
15.8.5	Global Routing Between Blocks	726
15.8.6	Classification of Global Routing Algorithms	727

15.8.7	Local or detailed routing	729
15.8.8	Area Routing	730
	Short Questions With Answers	733
	Exercises	737
	References	738
CHAPTER 16 :		
TESTING		739 -7780
16.1	Importance of Testing	739
16.2	Basic VLSI Testing approach	740
16.3	VLSI Development Process and testing	740
16.4	Introduction to Reliability	741
	16.4.1 Design Verification and Yield	742
	16.4.2 Electronic System Manufacturing Process and Testing	743
	16.4.3 System-Level Operation	744
16.5	Challenges In VLSI Testing	745
16.6	Test Generation	745
	16.6.1 Why fault models are required?	747
16.7	Single And Multiple Faults	747
16.8	Fault Models	747
	16.8.1 Stuck-At Faults	748
	16.8.2 Transistor Faults	756
	16.8.3 Open and Short Faults	758
	16.8.4 Delay Faults and Crosstalk	758
	16.8.5 Pattern Sensitivity and Coupling Faults	760
	16.8.6 Analog Fault Models	760
16.9	Automatic Test Pattern Generation	760
16.10	Fault Simulation	761
16.11	Testing Of Sequential Circuits using Design for Testability	761
	16.11.1 Ad hoc methods	763
	16.11.2 Scan path technique	764
	16.11.3 Built-in self-test	767
16.12	Boundary Scan	771
	Short Questions With Answers	772
	Exercises	778
	References	779

CHAPTER 17 :**SIMULATION AND VERIFICATION****781 - 814**

17.1	Introduction to Functional Verification	781
17.2	The Goal of Functional Verification	781
17.3	How to establish valid functional specifications?	783
17.3.1	Formal specification	783
17.3.2	Rapid prototyping: a way to obtain formal specification	783
17.3.3	Pros and cons of rapid prototyping	784
17.4	Simulation	784
17.4.1	Logic Simulation for Design Verification	784
17.4.2	Fault simulation	785
17.4.3	Difference between logic and fault simulation	786
17.4.4	Simulation Models	786
17.4.5	Logic Element Evaluation	787
17.5	Verification of a Design by black box and white box model	788
17.6	Different verification Technologies	789
17.7	Gate level logic Simulation	789
17.7.1	Compiled-Code Simulation	790
17.7.2	Logic Optimization	791
17.7.3	Event-Driven Simulation	791
17.7.4	Compiled-Code versus Event-Driven Simulation	792
17.8	Methods Of Verifying Design At The Register-Transfer-Level	793
17.9	Test Bench	794
17.10	Introduction to timing Verification	796
17.10.1	Parasitic Extraction	797
17.10.2	Delay Calculation	797
17.10.3	False path	800
17.10.4	Static timing analysis	801
17.10.5	How STA function	801
17.10.6	Dynamic simulation	804
17.10.7	Simulation Approach On Timing Verification	804
17.11	Introduction to Physical Verification	805
17.11.1	DRC, DV And GV	805
17.11.2	(SV) Or (LVS)	806
17.11.3	ERC	806
17.11.4	Back Annotation	806

17.12	Gate-Level final Logic Verification Before Tapeout	807
17.13	Tape-Out	807
	<i>Short Questions With Answers</i>	<i>808</i>
	<i>Exercises</i>	<i>813</i>
	<i>References</i>	<i>813</i>
CHAPTER 18 :		
AN INTRODUCTION TO ANALOG DESIGN AUTOMATION		815 – 828
18.1	Introduction	815
18.2	Survey of previous analog design flow	816
18.3	Analog and Mixed-Signal Design Process	818
18.4	Current status for the main tasks in analog design automation	820
18.5	Field-Programmable Analog Arrays	824
	<i>Short Questions With Answers</i>	<i>825</i>
	<i>Exercises</i>	<i>827</i>
	<i>References</i>	<i>827</i>
PART I : MULTIPLE CHOICE QUESTIONS (MCQ)		
WITH ANSWERS		829 - 845
PART II : MULTIPLE CHOICE QUESTIONS (MCQ)		
WITH ANSWERS		847 - 849
PART III : MULTIPLE CHOICE QUESTIONS (MCQ)		
WITH ANSWERS		851 – 863
APPENDIX - A AN INTRODUCTION TO VERILOG		865 - 893
INDEX		